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external interrupt lines are foreseen for altering the instruction sequence. OCR Output
memory. A status register file contains the history of the process and two
(66 MHz). Its activity is controlled by instructions stored in a control
positions in a 20 bit addressing space at very high clock frequency
1.2 um technology (ES2) which is capable of generating multiple address
The MAG (Memory Address Generator) is a VLSI chip designed in CMOS
2. VLSI study for a general-purpose memory controller
communication circuits.
tested include those for the ITT-DAVIS chip and data acquisition and data
a transfer rate of up to 400 MByte / s. New modules to be designed and
production is under way. This board will support 32-bit input or output at
processors. The layout of the printed circuit version for the final
microelectronics MEC readout, Gigabit optical link and first-level trigger
implemented in collaboration with other R&D projects such as SCI link,
environment and more applications are foreseen in test benches to be
The prototypes are now in use to test various high-speed circuits in a VME
when the chips are available.
VLSI design by INFN-Padova/ Italy and it will be integrated in the FDPM
throughout the FDPM design. This logic has now been implemented in a
good results. ALTERA programmable logic chips were extensively used
dedicated communication link has been tested at more than 100 MHz with
implementation using SMD techniques and programmable logic. The
prototypes have also been produced of a more a modern printed circuit
been designed and constructed using traditional technology. Six
Six prototypes of a Fast Dual-Port Memory (FDPM) VMEbus module have
1. Fast Dual-Port Memory
collaboration with the rnicroelectronics group and external institutions.
systems will be implemented and new VLSI development carried out in
cover some LHC detector readout architectures. In addition VLSI test
During the coming year this work will be continued and expanded to
adders and multipliers.
front-end electronics timing, ADCs, digital pipelines and high-speed
and test benches have been created and exploited for the evaluation of
foreseen in the initial project proposal have been prototyped and tested,
personal computer—based laboratory test benches. All the modules
installed the necessary hardware and software tools for a number of
During the period since RD-12 started in May 1991 we have developed and
Introduction
provide a fast link prototype to be used in connection with the FDPM and OCR Output
at 150 MB / s in 8 parallel channels. This study will be continued in order to
A fast fibre-optic link has been designed and tested allowing transmission
4. Optical transceiver arrays
and software development.
configuring a complete prototype which can be used for systems studies
encoding/ decoding systems and receiver architecture with a view to
components. Work is continuing in the areas of laser sources,
acceptable limits without the use of very expensive optoelectronic
by code offsets, temperature effects and electrical noise, can be held within
error, which is primarily due to multimode dispersion, skews introduced
addressable control information. It has been found that the total phase
network which can simultaneously transmit level-1 trigger acceptance and
g___ cost/ precision tradeoff for optoelectronic timing signal distribution by a p
The test bench has permitted the study of the factors which determine the
produced for use in other RD-12 test benches.
provide 4 channels programmable in steps of 70 ps. A small series is being
combination of gate cascade and multip1exer/ LC delay-line technology to
PPCG generates 133.6 MHz and 66.8 MI-lz clock signals and employs a
module and PPCG (Programmable Phase Clock Generator) module. The
VMEbus multiport output module; programmable delay development
133.6 MHz PLL clock recovery module; 1.2 GBaud optical fibre receiver;
optical tree couplers; 267.2 MBaud 1300 nm optical fibre receiver module;
transmitter module; LED transmitter; 1:32 passive (fused biconic taper)
gain 1.2 GHz amplifier for modulating lasers; 1300 nm 50/ 125 um laser
frequency Bi-phase Mark) encoder; 133.6 MBaud DFBM encoder; variable
module (compatible with the FDPM); 267.2 MBaud DFBM (Double
low static phase error; data source module; NRZI 4B/ 5B serializer/ encoder
test module; 267.2 MI—Iz VCXO/ PLL with adjustable phase offset and very
133.6 MHz VCXO) for simulating LHC machine RF clock; 133.6 MHz clock
have been developed for the test bench: 66.8 MHz VFO (based on
system for LHC detector front-end electronics. The following modules
software components of a multichannel optical-fibre timing distribution
A test bench has been developed for the study of the basic hardware and
3. Timing and Control
months, will be integrated in the control circuit of the FDPM module.
simulator. The first prototypes, which will be available in the next few
trigger signals. The MAG design has been completed and fully tested by
the front-end pipeline control and its synchronization with the main
programmable access sequences. The circuit is an attempt to standardize
a ring or in multiple banks, with the additional feature of providing
This circuit supports the different access modes to a memory organized as
pulses superimposed. Here, digital processing of a non—optimally analog OCR Output
in rapidity azimuth space) at 2 10cmsluminosity, with three 10 GeV34 ‘2‘1
simulation of a liquid argon calorimeter cell signal (transverse size .1 x .1
separated. Their bunch crossing association is trivial. Figure 5.3b shows a
Figure 5.3a, overlapped exponential signals are deconvoluted and
Figures 5.3 show examples of signals processed through this module. In
module.
stored in a memory for inspection by a computer or is sent to the FDPM
demonstrators of the feasibility of fast digital pipelines. The filter output is
delay lines (LRV16K - Figure 5.2b) have been introduced. These are nice
MULAC8 (Figure 5.2a) chips in series. For testing purposes two digital
filter section and processed at up to 60 MHz. The filter is made of two
memory bank. Then, on a VME command, they are sent to the digital
shown in Figure 5.1. Data are first loaded from VME into the input
with its related test software since December 91. The board architecture is
(16 or 32 bit ) has been designed and constructed. It has been operational -~
To evaluate the possibilities and performances of this chip, a VME board
filter coefficients are 12 bits wide.
sampling period less than 15 ns long. The input data are 9 bit words; the
capable of handling the equivalent of 32 multiply-add operations in a
speed transversal filter with 8 accumulation-multiplication cells. It is
particular by CNET in Grenoble with its MULAC8. This circuit is a high
Such high-speed digital filters have been developed for HDTV; in
machine noise, etc) may be of interest.
detector pulse shape to a changing environment (luminosity increase,
which could maximize the signal-to-noise ratio by adapting the effective
unnecessary except at very high luminosity. A programmable digital filter
detectors can be shortened by analog shaping at the expense of a signal loss
LHC; this is especially true for calorimeter signals. Pulses from these
Detector signals may last longer than the 15 ns bunch crossing interval of
5. Digital filtering and pipelining
acquire samples of such devices when they are available.
such links on a single chip. We shall follow this development and try to
manufacturers (IBM, AT&T) have shown interest in integrating several
epitaxial device structures. Despite their relative complexity, several
Technology, where facilities are available to design, grow and process
high speed data transfer has been done with Tampere University of
A feasibility study for the manufacturing of row laser array devices for
silicon strip detector itself.
will be directly mounted on the readout hybrid which is bonded to the
is being considered and the driver electronics studied. The resulting chip
For the latter application the production of arrays of lasers on a single chip
to develop a VME readout system for the silicon tracker detector of RD5.
exponential pulses (60 MHz) OCR Output
Fig. 5.3a Example of separation of superposed Fig. 5.3b Liquid Argon pulse "deconvolution"
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workshop at CERN in December 1991. OCR Output
high energy physics has been undertaken, leading to the organization of a
of CERN management an extensive survey of the neural net activities in
Pygmalion (Esprit), Mimenice (Mimetics), EPFL libraries. At the initiative
workstation and used to investigate networks algorithms and topologies;
At CERN, several NN packages have been acquired, installed on a SUN
chips. This makes it an interesting algorithm for testing purposes.
be realized easily on commercially available programmable gate array
Boolean net was chosen, because once the net is defined by training it can
this is a Boolean net trained with the Simulated Annealing method. The
2-dimensional projection of the detector volume. The neural net used for
neural net. The tracks are reconstructed from hit positions in a discretized
The reconstruction of the particle tracks was simulated with a binary
subtasks, if possible, improves the efficiency of the neural net.
such building blocks. Dividing an extensive recognition task into smaller
windowing and the recognition of detector signals were constructed from
zero crossings, for recognition. The neural net solutions for time
subtasks, e.g. to determine the parameter values, such as the number of
can be combined in larger nets. There such subnets perform specific
The simple neural nets created for feature extraction from analog signals
Its efficiency is not optimal for these problems though.
digital form. If the input is digitized first, the TUTHOP3 chip can be used.
are needed. For analog input signals these neural nets give output in
neural net solutions. Only a few layers of neurons with known weights
Gaussian fitting. These problems have very simple feed—forward type
improvement of the read out precision in a strip detector system by
the positions of maxima and zero crossings in an analog signal and the
The signal processing problems considered included the determination of
realizations of Boolean nets on programmable gate array chips.
conclusions about the suitability of the Hopfield net chip, TUTHOP3, and A
simulators appeared inefficient. The aim was particularly to make
were found and tested for problems, where at our laboratory existing
studied for a number of signal and data processing tasks. New algorithms
At Tampere University of Technology, neural net solutions have been
6. Neural Net investigation
at the first trigger level.
investigate nonlinear filtering techniques which could be useful especially
input data field will take place during the coming year. We will also
Further evaluation of this filtering technique with its extension to a 16 bit
deposition occurred is also possible.
MeV. Easier identification of the bunch crossing where the energy
shaped pulse allows a pileup noise reduction from = 1300 MeV to = 760
125 MHz, and these algorithms require four clock cycles per sample, the OCR Output
maximum clock frequency of the DataWave processor is currently
used as a building block for many nonlinear algorithms. As the
running median filter, and a general order statistic operator which can be
intuitive and visual way. The algorithms tested include a three-point
development and debugging of DataWave assembler programs, in a very
OpenWindows on a SUN workstation. The simulator allows the
The algorithms can be tested using a software simulator running under
familiar with the DataWave video signal processor from ITT Intermetall.
The implementation of some algorithms has also been studied to get
Baseline estimation using the sparse recursive median operator




Sparse recursive median operator Linear-median hybrid peak height estimator
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nonlinear signal processing.
number of digital components and processors optimized for high-speed
transmitted images, and it is believed that this will give rise to a large
(HDTV) - community is using median—type algorithms to process
The digital television - and especially the high-definition television
suitable for the exact measurement of signal peak position and height.
parallel to the temporal axis. Linear-median hybrid structures are also
original signal, the thresholding can be performed using a straight line
the background signal. When this estimated value is subtracted from the
can be eliminated by using nonlinear median-based algorithms to estimate
to feature extraction as part of the triggering process. The variable baseline
processing of one-dimensional detector signals prior to thresholding, and
The digital signal processing algorithm study was concentrated on the pre
7. DataWave simulation and digital signal processing methods
will be studied.
The integration of the hardware produced by TUT on the test bench set-up
applied to simple first-level trigger generic problems will be investigated.
In collaboration with the Tampere group, the performance of neural nets
of the particle relative to the write clock, pointing to the capacitors where OCR Output
The trigger is also used to start a TDC used to measure the time of passage
source, with 66 MI·lz write clock.







pipeline output with the VME ADC is enabled.
trigger. lf a trigger is generated during a write cycle, digitization of the
is connected to the input of the pipeline, while the other provides a fast
voltage levels stored in the pipeline. In this set-up version, one Si counter
clock period. The read burst (5 MHz) sequentially sends to the output the
pipeline to be integrated in the capacitors for a time corresponding to the
The write burst (at 66MHz) causes the level present at the input of the
and read (at 5 MHz) clocks. The output data are digitized with a VME ADC.
This version of the pipeline is operated with bursts of 64 write (at 66 MHz)
when connected to an operating silicon detector.
collaboration with the RD-2 SITP project to demonstrate its functionality
A DAQ system has been developed around the 4-channel SAPE chip in
8. Analog memory test bench
cycles, giving about 10 MHz performance at a clock frequency of 125 MHz .
11 processors (out of the 16 available on one chip) and run in 13 machine
throughput and one realistic approach. The last case would require some
with the emphasis on minimal hardware requirements, maximal
algorithm based on a neural net. Three different versions were coded
Studies were also made of the implementation of a track finding
by exploiting even better the parallelism of the DataWave processor.
rate of 66.8 MHz could be reached by increasing processor performance or
simulated performance achieved is over 30 MHz. The required processing
developed in the framework of the FERMI project (RD-16). OCR Output
of data. This test bench will be used to test the different components
the simulation, the measurement and the frequency analysis of a stream
implemented in LabVIEW as a general set of routines (instruments) for
and the number of effective bits of an analog to digital converter has been
ADC test procedure to evaluate the integral and differential non-linearity
FDPM for data buffering under the control of a Macintosh. The standard
8-bit resolution, two programmable attenuators, a time sequencer and a
AD9060TE) has been installed. It consists of a waveform synthesizer with
A test bench for the evaluation of an ADC system (Analog Devices
10. ADC evaluation system test bench
between the frontend and subsequent readout levels.
_...~ different solutions to the sparse readout and the data communication
A system consisting of several MEC3 chips will be built in order to study
pipeline.
This is an alternative approach to the architecture of the frontend
given trigger are identified by a time count and stored in an output buffer.
with the time counts for the bunch identification. Hit data belonging to a
detection and the internal buffering of the single hit information together
(MEC3) is being designed. This new design includes the capability of pulse
FDPM for data source and destination. A future version of this circuit
The prototype has been integrated in a VME system and tested with two
G are internal constants.
arithmetic operation y= (x+P)*G, where x is the 12-bit input data and P and
asynchronous FIFO memory. It performs up to a speed of 40 MHz the
consists of a micropipelined adder and multiplier behaving as an
The MEC2 chip has been developed by the ECP microelectronics group. It
9. MEC2 test bench
to drive the data extraction after a trigger.
Logic Board that provides the main 66 MHz clock and all signals necessary
and the technical support for the design and construction of the Control
released. RD-12 contributed with the system software based on LabVIEW
data. A frozen column can then be selected for read·out and finally
on demand, the freezing of any time period that may contain interesting
location being overwritten after one cycle. A "Skip Controller" provides,
0.4 pF. A continuous write clock controls the data storage, each time
SAPE chip. In this version the pipeline is an array of 32 by 64 capacitors of
The DAQ system is currently being extended to operate the 32 channel
capacitors and the TDC are read and stored by a computer.
the charge has been stored. After each digitization the values of the 64
SCI (RD-24) will be implemented with these techniques. OCR Output
programs have been produced using this methodology. The test bench for
C++ code is generated running in the ET++ environment. VME test
From the state diagram described by the tool produced by ToolBuilder,
combined to produce a tool describing graphically object state diagrams.
Object-oriented programming, ET++ and ToolBuilder have been
available.
(networks of nodes and links with predefined graphical presentations) is
Support for textual notation (structure editor) and diagrammatic notation
and the ToolBuilder then generates a tool that supports that method.
implement CASE tools. With this, method specifications can be recorded
A ToolBuilder case tool from IPSYS has been used to specify and
and a runtime class debugger and browser.
chosen because of its completeness, an object-oriented windowing system
implemented by various developers have been examined. ET++ has been
standard class library as part of its enviromnent. Different class libraries
extension of the C language and is a hybrid language. It does not contain a
The C++ object-oriented environment has been chosen. C++ is an
12. Object-oriented programming and case tools
UNIX environment.
continue with the new developments of National Instruments in the
signal algorithm prototyping. The application of this software will
for data analysis and presentation and MathLab and MUSTIG for digital
LabVIEW is complemented by other commercial application such as IGOR
projects and laboratory activities. In the RD-12 test bench environment
include histogramming and tape drivers, are in use within several other
CAMAC input/ output and special data analysis. These packages, which
routines has been designed to provide the basic instruments for VME
the test benches running on a Macintosh. A set of general purpose
RD-12 adopted LabVIEW as the main software system environment for
graphical, object-oriented programming technology.
acquisition, data analysis and instrument control based on dataflow
National Instruments. It is a general-purpose programming tool for data
modules called virtual instruments (Vls) developed since 1986 by
LabVIEW is an icon-based programming system for building software
ll. LabVIEW
links: VMExi, HU-SEFT-1991-14. OCR Output
E. Pietarinen VMEbus cross interface processor module with high speed fiber optic
technical school, 1991.
N. Seppnen Fiber optic links, (in Finnish for engineer's degree) Espoon-Vantaa
Vantaa technical school, 1991.
].-P. Nurro. Applications of fiber optic links (in Finnish for engineer's degree) Espoon
Address Generator. RD12-TN Padova Ianuary 1992.
S. Centro, R. Martinelli, D. Pascoli, F. Dal Corso and A.]. da Ponte Sancho, MAG Memory
B.G. Taylor RD12 Timing and Control R&D summary. RD12-TN December 1991.
Median Hybrid Operators. RD12-TN February 1992.
S. lnkinen Baseline normalization using Sparse Recursive Median and Linear
RD-12 TN Ianuary 1992.
S. Inkinen Edge Detection using a Recursive Min / Median Operator.
Scientific, 1992..
and Nuclear Physics, at l'Agelonde, January 13-18 1992, World
Engineering, Artificial Intelligence and Expert Systems for High Energy
Proceedings of the Second international Workshop on Software
Nonlinear Digital Signal Processing using the DataWave Processor."" S. Inkinen
Physics. Erice, November 1991.
in Particle Detectors. Conference on Image processing in High Energy
S. Inkinen Nonlinear Digital Image Processing Methods for First-Level Triggering
13.11.199l.
Test Benches. Master's Thesis Tampere University of Technology,
M. Kuusisto Fast Dual-Port Memory for the Large Hadron Collider's Readout System
1610.1991.
Detectors. Master's Thesis Tampere University of Technology,
S. lnkinen Digital Signal Processing Methods for Event Triggering in Particle
RD-12 internal notes and conference contributions
developed.
feature extraction and track finding and a hardware prototype will be
University will continue the definition of a neural net architecture for
link and design an integrated optical readout for RD-5. Tampere
frontend digital system. Helsinki will produce a prototype of the fast data
and microelectronics group) to perform the slow control of a multi
of the MAG chip, will study the design of a general serial interface (RD-16
digital frontend processors with CNET. Padova, after the commissioning
LAPP-Annecy has been funded to continue the study and the design of
work on simulation packages using object-oriented techniques (20 KSfr).
Software development will continue with LabVIEW under UNIX and the
circuits into prototype readout systems (80 KSfr).
communication links, the Tampere NN and the microelectronic MEC3
to develop new VME based boards to integrate the ITT-Davis, the data
and to build a complete timing and control system prototype (60 KSfr) and
(40 KSfr), to continue the development of timing distribution components
In 1992-93 we plan to make a small production of the FDPM modules
13. Planning for 1992-1993
10
IP. Gros, L. Pollet MEC2-VME system test board. RD12-TN February 1992.
R. Bonino, IP. Gros, L. Pollet, Analog memory test bench. RD12-TN February 1992.
IP. Gros, W. Iank, Tape EPIO driver for SUN and LabVIEW. RD12-TN February 1992.
M. Hansen, O.Ledorz, ADC Test and Evaluation System. RD12-TN March 1992.
Iune 1991.
Proc. Intl. Conf. on Artificial Neural Networks, Espoo, Finland, 24-28
I. Niittylahti, H. Raittinen, K. Kaski, Self-Organizing Logic Using Simulated Annealing,
University of Technology, 1992.
Physics Experiments, Report 4-92, Microelectronics Laboratory, Tampere
K. Melkas. I. Niittylahti, K. Kaski, Neural Nets for Signal and Data Processing in Particle
Laboratory, 1991.
TUTHOP3, Application notes, Tampere University of Technology, Microelectronics
World Scientific, 1992.
High Energy and Nuclear Physics, at l'Agelonde, Ianuaiy 13-18 1992,
Software Engineering, Artificial Intelligence and Expert Systems for
Boolean Nets, Proceedings of the Second international Workshop on
I. Tanskanen, P. Kotilainen, K. Melkas, I. Niittylahti, K. Kaski, Track Finding with
M. Demoulin LabVIEW Fast Dual Port Memory library. RD12-TN February 1992.
December 1991.
S. Cittolin LabVIEW libraries for VME, CAMAC and histograms. RD12-TN
11
